



**Copyright © Huawei Technologies Co., Ltd. 2018. All rights reserved.**

No part of this document may be reproduced or transmitted in any form or by any means without prior written consent of Huawei Technologies Co., Ltd.

## **Trademarks and Permissions**



HUAWEI and other Huawei trademarks are trademarks of Huawei Technologies Co., Ltd.

All other trademarks and trade names mentioned in this document are the property of their respective holders.

## **Notice**

The purchased products, services and features are stipulated by the contract made between Huawei and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Unless otherwise specified in the contract, all statements, information, and recommendations in this document are provided "AS IS" without warranties, guarantees or representations of any kind, either express or implied.

The information in this document is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents, but all statements, information, and recommendations in this document do not constitute a warranty of any kind, express or implied.

## **Huawei Technologies Co., Ltd.**

Address: Huawei Industrial Base  
Bantian, Longgang  
Shenzhen 518129  
People's Republic of China

Website: <http://e.huawei.com>

# About This Document

## Purpose

This document describes the appearance, features, technical specifications, and configuration of the new-generation CH242 V5 compute node of the Huawei E9000 server.

## Intended Audience

This document is intended for:

- Huawei presales engineers
- Channel partner presales engineers
- Enterprise presales engineers

## Symbol Conventions

The symbols that may be found in this document are defined as follows.

Symbol	Description
	Indicates an imminently hazardous situation which, if not avoided, will result in death or serious injury.
	Indicates a potentially hazardous situation which, if not avoided, could result in death or serious injury.
	Indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury.
	Indicates a potentially hazardous situation which, if not avoided, could result in equipment damage, data loss, performance deterioration, or unanticipated results. NOTICE is used to address practices not related to personal injury.

Symbol	Description
 NOTE	<p>Calls attention to important information, best practices and tips.</p> <p>NOTE is used to address information not related to personal injury, equipment damage, and environment deterioration.</p>

## Change History

Issue	Date	Description
03	2018-12-04	This issue is the third official release. Modified <b>1.5 Hardware Structure</b> .
02	2018-11-28	This issue is the second official release. <ul style="list-style-type: none"><li>● Modified <b>1.2 Appearance</b>.</li><li>● Modified <b>1.5 Hardware Structure</b>.</li><li>● Modified <b>1.6 Logical Structure</b>.</li><li>● Modified <b>1.7 Technical Specifications</b>.</li></ul>
01	2018-03-14	This issue is the first official release.

---

# Contents

---

<b>About This Document.....</b>	<b>ii</b>
<b>1 Introduction.....</b>	<b>1</b>
1.1 Functions.....	1
1.2 Appearance.....	2
1.3 Ports.....	5
1.4 Indicators.....	5
1.5 Hardware Structure.....	7
1.6 Logical Structure.....	13
1.7 Technical Specifications.....	14
<b>2 Features.....</b>	<b>16</b>
<b>3 Components.....</b>	<b>19</b>
<b>4 Warranty.....</b>	<b>28</b>
<b>5 Management.....</b>	<b>29</b>
<b>6 Certifications.....</b>	<b>31</b>

# 1 Introduction

---

## 1.1 Functions

The CH242 V5 is a full-width compute node that adopts new-generation Intel® Xeon® Scalable CPUs (that is, Purley Skylake CPUs) and large-capacity memory. It provides powerful computing capabilities and flexible scalability. The CH242 V5 compute nodes are installed in an E9000 chassis and are managed by the management module MM910 in a centralized manner.

The CH242 V5 combines dense computing capabilities with an ultra-large memory capacity. It is optimized for virtualization, cloud computing, high-performance computing, and compute-intensive enterprise applications.

## 1.2 Appearance

### Appearance


Figure 1-1 Appearance



### Installation Positions

The CH242 V5 is installed in a full-width slot at the front of the E9000 chassis. A chassis can house a maximum of eight CH242 V5 compute nodes.

**Figure 1-2** Installation positions and slot numbering



## Front panel

Each hard disk slot supports an HDD, or SSD (SAS, SATA, or NVMe SSD). The CH242 V5 supports mixed configuration of HDDs and SSDs.

**Figure 1-3** Front panel




1	Slide-out label plate (with an ESN label)	2	USB 3.0 ports
3	Power button/indicator	4	Unit Identification (UID) button/indicator
5	HLY indicator	6	Ejector levers
7	Ejector release buttons	8	2.5-inch drive
9	Hard drive activity indicator	10	Hard drive fault indicator
11	Product model	12	M.2 field replaceable unit (FRU)

13	M.2 adapter	14	M.2 module (consisting of one M.2 adapter and two M.2 FRUs)
15	PCIe panel	-	-

## ESN

An Equipment Serial Number (ESN) uniquely identifies a compute node. An ESN is required when you apply for technical support from Huawei.

Figure 1-4 ESN example



Callout No.	Description
1	ESN ID (two characters), which is 21 by default.
2	Material identification code (eight characters), that is, processing code.
3	Vendor code (two characters). The code <b>10</b> indicates Huawei, and other values indicate outsourcing vendors.
4	Year and month (two characters). <ul style="list-style-type: none"> <li>The first character indicates the year, where: <ul style="list-style-type: none"> <li>- Digits 1 to 9 indicate 2001 to 2009, respectively.</li> <li>- Letters A to H indicate 2010 to 2017, respectively.</li> <li>- Letters J to N indicate 2018 to 2022, respectively.</li> <li>- Letters P to Y indicate 2023 to 2032, respectively.</li> </ul> </li> </ul> <p><b>NOTE</b> The years from 2010 are represented by upper-case letters excluding I, O, and Z because the three letters are similar to digits 1, 0, and 2.</p> <ul style="list-style-type: none"> <li>The second character indicates the month, where: <ul style="list-style-type: none"> <li>- Digits 1 to 9 indicate January to September, respectively.</li> <li>- Letters A to C indicate October to December, respectively.</li> </ul> </li> </ul>
5	Serial number (six characters).
6	RoHS compliance (one character). <b>Y</b> indicates environmental protection processing.

7	Internal model, that is, product name.
---	--

## 1.3 Ports

**Table 1-1** Panel port description

Port	Quantity	Description
USB port	2	The panel provides two USB 3.0 ports, which are compatible with USB 2.0.

## 1.4 Indicators

The front panel indicators on the CH242 V5 display its working status.

**Table 1-2** Indicators on the front panel

Indicator	Meaning	Color	State Description
PWR 	Power button/ indicator	Yellow and green	<ul style="list-style-type: none"> <li>● Off: The compute node is not powered on.</li> <li>● Blinking yellow: The power button is locked. When iBMC is being started during the compute node power-on process, the power button is locked.</li> <li>● Steady yellow: The compute node is to be powered on.</li> <li>● Steady green: The compute node is properly powered on.</li> </ul> <p><b>NOTE</b></p> <ul style="list-style-type: none"> <li>● When the compute node is powered on, pressing the power button will shut down the OS properly or cause the compute node to become unresponsive.</li> <li>● When the compute node is powered on, holding down the power button for 6 seconds will power off the compute node.</li> <li>● When the compute node is ready to be powered on, you can press the power button to power on the compute node.</li> </ul>


Indicator	Meaning	Color	State Description
UID	UID button/ indicator	Blue	<p>The Unit Identification (UID) indicator helps locate a compute node in a chassis.</p> <ul style="list-style-type: none"> <li>● On: indicates that the compute node has been located.</li> <li>● Blinking: distinguishes the compute node from multiple compute nodes that have also been located.</li> <li>● Off: the compute node has not been powered on or is not being located.</li> </ul> <p><b>NOTE</b></p> <ul style="list-style-type: none"> <li>● You can remotely control the UID indicator status (off, on, or blinking) by using the MM910.</li> <li>● Press the UID button to turn on or off the UID indicator.</li> <li>● Hold down the UID button for 4 to 6 seconds to reset iBMC.</li> </ul>
HLY	Health status indicator	Red and green	<ul style="list-style-type: none"> <li>● Off: The compute node is not powered on.</li> <li>● Steady green: The compute node hardware is operating properly.</li> <li>● Blinking red (at 1 Hz): A major alarm is generated for the compute node.</li> <li>● Blinking red (at 5 Hz): A critical alarm is generated for the compute node, or the compute node is not securely installed.</li> </ul>
	Activity indicator of a hard disk	Green	<ul style="list-style-type: none"> <li>● Off: The hard disk is not detected or is faulty.</li> <li>● Blinking green: Data is being read from or written to hard disk.</li> <li>● Steady green: The hard disk is inactive.</li> </ul>
	Fault indicator of a hard disk	Yellow	<ul style="list-style-type: none"> <li>● Off: The hard disk is operating properly.</li> <li>● Blinking yellow: The hard disk is being located, or RAID is being rebuilt.</li> <li>● Steady yellow: The hard disk is not detected or is faulty.</li> </ul>

## 1.5 Hardware Structure

This topic describes the components, PCIe devices, and mainboard layout of the CH242 V5.

### Components

Figure 1-5 Components of the CH242 V5



1	(Optional) Half-height half-length PCIe riser card	2	(Optional) Half-height, half-length standard PCIe card
3	(Optional) M.2 SSDs	4	(Optional) USB flash drive
5	(Optional) TPM card	6	RAID controller card
7	(Optional) Supercapacitor	8	Heat sinks
9	(Optional) M.2 FRUs	10	(Optional) M.2 adapter
11	Drives	12	Drive cages
13	BIOS battery	14	CPUs
15	Mezzanine cards	16	Mainboard
17	DIMMs	-	-

**Table 1-3** Component description

No.	Name	Description
1	(Optional) Half-height half-length PCIe riser card	The PCIe riser card provides one PCIe 3.0 x16 slot.
2	(Optional) Half-height, half-length standard PCIe card	The standard PCIe card (half-height and half-length) can be a PCIe SSD card of an 800 GB, 1.2 TB, 1.6 TB, 3.2 TB, or 6.4 TB capacity. An Avago SAS 3004iMR (M.2 RAID PCIe card) can be configured. It can be used together with the M.2 SSD and supports RAID 0 and RAID 1. The interface is PCIe 3.0 x16.
3	(Optional) M.2 SSD	When an Avago SAS 3004iMR is used as the half-height half-length standard PCIe card, it supports two M.2 SSDs and hot swap of each M.2 SSD.
4	(Optional) USB flash drive	The mainboard provides a built-in USB port for connecting to a USB 3.0 device within the dimensions of 33.9 mm x 14.5 mm x 7.12 mm (H x W x D).
5	(Optional) TPM card	TPM 2.0 is supported. The TPM is a security card that complies with the Trusted Computing Group (TCG) standards. It enhances platform security by preventing viruses or unauthorized operations.
6	RAID controller card	The RAID controller card connects to external hard disks to expand the storage capacity of the compute node. The RAID controller card provides four SAS or SATA ports to connect to 2.5-inch HDDs/SSDs. The CH242 V5 supports the LSI SAS 3008, Avago SAS 3408, and Avago SAS 3508 RAID controller cards and the Avago SAS 3004iMR RAID PCIe card. <ul style="list-style-type: none"> <li>● The LSI SAS 3008 supports RAID 0 and RAID 1.</li> <li>● The Avago SAS 3408 supports RAID 0 and RAID 1.</li> <li>● The Avago SAS 3508 supports RAID 0, 1, 5, 6, 10, 50, and 60. When configured on the CH242 V5, it supports only RAID 0, 1, 5, 6, and 10.</li> <li>● The Avago SAS 3004iMR supports RAID 0 and RAID 1.</li> </ul>
7	(Optional) Supercapacitor	Protects cache data from power failures for the RAID controller card.
8	Heat sink	A heat sink cools a CPU. Each CPU is configured with one heat sink. The four heat sinks are of the same height, but those on CPUs 1 and 4 have lower fin density than those on CPUs 2 and 3.

No.	Name	Description
9	(Optional) M.2 FRU	<ul style="list-style-type: none"> <li>● An M.2 SSD with a SATA 3.0 interface is a high-speed, compact storage device with high stability.</li> <li>● The CH221 V5 supports the M.2 FRUs of the following specifications:                             <ul style="list-style-type: none"> <li>- <b>2280</b>: 22 mm x 80 mm (0.86 in. x 3.15 in.)</li> <li>- <b>2242</b>: 22 mm x 42 mm (0.86 in. x 1.65 in.)</li> </ul> </li> <li>● Each 2.5-inch drive slot can hold two M.2 FRUs and one M.2 adapter. A drive slot does not support mixed configuration of a drive and an M.2 FRU. A maximum of eight M.2 FRUs can be configured.</li> <li>● Each M.2 FRU is hot-swappable and can be independently installed and removed.</li> </ul>
10	(Optional) M.2 adapter	Provides two SATA 3.0 ports for connecting to the two M.2 FRUs in a 2.5-inch drive slot.
11	Drive	<p>The compute node supports a maximum of four 2.5-inch HDDs or SSDs (SAS SATA). Mixed configuration of HDDs and SSDs is supported. Each HDD or SSD is hot-swappable and can be installed and removed separately.</p> <p><b>NOTE</b> If the BIOS is in Legacy mode, 4K native (4Kn) disks are not supported.</p>
12	Drive cage	Houses hard drives.
13	BIOS battery	When the compute node is not powered on, the BIOS battery supplies power to the real time clock (RTC).
14	CPU	<p>The mainboard supports two or four CPUs.</p> <ul style="list-style-type: none"> <li>● Intel® Xeon® Scalable full-series CPUs (Gold 5100/6100 or Platinum 8100) with up to 28 cores.</li> <li>● Each CPU is integrated with memory controllers and supports six DDR4 memory channels. Each channel supports two DDR4 DIMMs at 2400 or 2666 MT/s.</li> <li>● Each CPU integrates a PCIe controller with 48 lanes and supports PCIe 3.0.</li> <li>● Every two CPUs are interconnected through three Ultra Path Interconnect (UPI) links, with each link delivering up to 10.4 GT/s.</li> <li>● The maximum core frequency supported by the CPUs reaches 3.6 GHz.</li> </ul>

No.	Name	Description
15	Mezzanine card	<p>The mainboard provides four mezzanine card connectors to connect to the switch or pass-through modules through the midplane.</p> <ul style="list-style-type: none"> <li>● Mezzanine cards 1 and 3 are on the upper layer; mezzanine cards 2 and 4 are on the lower layer.</li> <li>● CPUs 1, 2, 3, and 4 connect to mezzanine cards 1, 2, 3, and 4 respectively through PCIe 3.0 x16 links. <b>Figure 1-7</b> shows the connections between mezzanine cards and CPUs.</li> <li>● Mezzanine cards 1 and 3 connect to slots 2X and 3X at the rear of the E9000 chassis.</li> <li>● Mezzanine cards 2 and 4 connect to slots 1E and 4E at the rear of the E9000 chassis.</li> </ul>
16	Mainboard	<p>The mainboard holds the CPUs, DIMMs, hard disk interface module, power control module, iBMC (integrated baseboard management controller), logic module, chipset, LOM, and display adapter.</p> <p>The compute node chipset is the Platform Controller Hub (PCH) using the Intel® C622 chip.</p> <p>A video chip with 32 MB display memory is integrated into the Hi1710 chip of iBMC. The maximum resolution is 1600 x 1200 at 60 Hz with 16 M colors.</p>
17	DIMM	<p>Up to 48 DIMM slots for installing DIMMs (12 DIMMs for each CPU).</p> <ul style="list-style-type: none"> <li>● Maximum memory speed: 2666 MT/s.</li> <li>● Memory protection technology for reliability, availability, serviceability (RAS): advanced error checking and correcting (ECC), memory mirroring, SDDC, and memory sparing.</li> <li>● DIMM type: registered DIMM (RDIMM) and load-reduced DIMM (LRDIMM).</li> </ul>

## PCIe Devices

**Table 2 PCIe devices** describes the mapping between PCIe slots and CPUs, and the PCIe specifications of the CH242 V5.

### NOTE


PCIe slots mapping to a vacant CPU socket cannot be used.

**Table 1-4** PCIe devices

PCIe Device	Device Name on the BMC	CPU	PCIe Standard	Connector Bandwidth	Bus Width	Port	Device Size
RAID controller card	\	CPU 1	PCIe 3.0	x8	x8	Port 1A	Non-standard device
Mezz 1	\	CPU 1	PCIe 3.0	x16 or (x8 + x8)	x16 or (x8 + x8)	Port 2A	Non-standard device
Mezz 2	\	CPU 2	PCIe 3.0	x16 or (x8 + x8)	x16 or (x8 + x8)	Port 2A	Non-standard device
Mezz 3	\	CPU 3	PCIe 3.0	x16 or (x8 + x8)	x16 or (x8 + x8)	Port 1A	Non-standard device
Mezz 4	\	CPU 4	PCIe 3.0	x16 or (x8 + x8)	x16 or (x8 + x8)	Port 2A	Non-standard device
PCIe Riser 1	PCIe riser card 1	CPU 4	PCIe 3.0	x16	x16	Port 1A	Half-height half-length
PCIe SSD 0	disk 0	CPU 4	PCIe 3.0	x4	x4	Port 3A	2.5-inch disk
PCIe SSD 2	disk 2	CPU 4	PCIe 3.0	x4	x4	Port 3B	2.5-inch disk
PCIe SSD 4	disk 4	CPU 4	PCIe 3.0	x4	x4	Port 3C	2.5-inch disk
PCIe SSD 6	disk 6	CPU 4	PCIe 3.0	x4	x4	Port 3D	2.5-inch disk

## Mainboard Layout


Figure 1-6 Positions of the connectors and other components



1	USB 3.0 ports	2	SoftRAID key connector
3	Drive backplane connector	4	Mezzanine card 1 connectors
5	Mezzanine card 2 connectors	6	Mezzanine card tray
7	Positioning sleeve	8	Midplane signal connector
9	Power connector	10	Mezzanine card 4 connectors
11	Mezzanine card 3 connectors	12	Drive cage
13	RAID controller card connectors	14	PCIe riser card connector
15	BIOS battery	16	CPU3 OPA sideband signal interface
17	TPM card connector	18	HLY indicator
19	UID button/indicator	20	Power button/indicator

## 1.6 Logical Structure

Figure 1-7 Logical structure of the CH242 V5



Intel® Xeon® Scalable new-generation CPUs are adopted. Each CPU supports 12 DIMMs. The CPUs are interconnected through UPI links at a speed of up to 10.4 GT/s. CPU 1 connects to the Lewisburg chip through the DMI3 link at a speed of 8 GT/s. Through PCIe links, both CPUs connect to mezzanine cards that provide service ports.

The Lewisburg PCH is a next-generation Intel® southbridge chip used on server platforms and supports external I/O interfaces and bus expansion. The PCH is integrated with two MAC chips to provide two 10 Gbit/s interfaces.

The hard disk interface module consists of a RAID controller card and a hard disk backplane ("4 x HDD/SSD/M.2 module" in the preceding figure). The hard disk interface module connects to the CPUs through PCIe.

iBMC provides device management functions, such as compute node power control, slot ID query, power supply monitoring, and KVM over IP.

## 1.7 Technical Specifications

**Table 1-5** Technical Specifications

Category	Item	Specifications
Physical specifications	Dimensions (H x W x D)	60.46 mm x 423 mm x 537.2 mm (2.38 in. x 16.65 in. x 21.15 in.)
	Color	<ul style="list-style-type: none"> <li>● Front panel: black</li> <li>● Cover: silver</li> </ul>
	Weight	<ul style="list-style-type: none"> <li>● Net: 16 kg to 17 kg (35.27 lb to 37.48 lb)</li> <li>● Packing materials: 3 kg (6.61 lb)</li> </ul>
Environmental specifications	Temperature	<ul style="list-style-type: none"> <li>● Operating temperature: 5°C to 40°C (41°F to 104°F) (ASHRAE Class A3 compliant)</li> <li>● Storage temperature: -40°C to +65°C (-40°F to +149°F)</li> <li>● Temperature change rate: &lt; 20°C/h (36°F/h)</li> </ul> <p><b>NOTE</b> If Intel® Xeon® Platinum 8180, Platinum 8180M, Platinum 8168, Gold 6144, Gold 6146, or Gold 6154 CPUs are used, the maximum operating temperature is 35°C (95°F).</p>
	Humidity	<ul style="list-style-type: none"> <li>● Operating humidity: 5% RH to 85% RH (non-condensing)</li> <li>● Storage humidity: 5% RH to 95% RH (non-condensing)</li> <li>● Humidity change rate: &lt; 20% RH/h</li> </ul>
	Altitude	<p>At an altitude of 900 m (2952.72 ft), the highest operating temperature is 40°C (104°F).</p> <p>When the compute node is used at an altitude of 900 m to 5000 m (2952.8 ft to 16404.2 ft), the highest operating temperature decreases by 1°C (1.8°F) for every increase of 300 m (984.24 ft). HDDs cannot be configured if the altitude is higher than 3000 m (9842.5 ft).</p>
	Corrosive air pollutant	<ul style="list-style-type: none"> <li>● Corrosion rate of the copper test piece: &lt; 300 Å/month (in compliance with the ANSI/ISA-71.04-2013 gaseous corrosion level G1)</li> <li>● Corrosion rate of the silver test piece: &lt; 200 Å/month</li> </ul>

Category	Item	Specifications
	Particulate pollutant	<ul style="list-style-type: none"> <li>● The ISO14664-1 Class 8 requirements are met. You are advised to ask a professional organization to monitor particulate pollutants in the equipment room.</li> <li>● There is no explosive, conductive, magnetic, or corrosive dust in the equipment room.</li> </ul>
Input power supply	Rated input voltage	12 V DC
Power consumption	Maximum power consumption	<p>1424 W</p> <p>Configurations used for testing the maximum power consumption are as follows:</p> <ul style="list-style-type: none"> <li>● CPU: four 8168 CPUs</li> <li>● Memory: 48 x 64 GB PC4 2666 MT/s</li> <li>● Hard disk: four SATA SSDs</li> <li>● RAID controller card: LSI SAS3008</li> <li>● NIC: <ul style="list-style-type: none"> <li>- Mezz 1 or 3: MZ710</li> <li>- Mezz 2 or 4: MZ620</li> </ul> </li> <li>● PCIe card: ES3000 V3</li> </ul>

# 2 Features

## Performance and Scalability

- Each Intel® Xeon® Scalable CPU (Gold 5100/6100 or Platinum 8100) ensures high system performance by providing up to 28 cores, 3.6 GHz frequency, 38.5 MB L3 cache, and three 10.4 GT/s UPI links.
- Each compute node supports four CPUs, 112 cores, and 224 threads to maximize the concurrent execution of multithreaded applications.
- Intel® Turbo Boost Technology 2.0 provides the intelligent adaptation function to enable the CPU cores to run at the maximum speed during peak workloads by temporarily going beyond the CPU thermal design power (TDP).
- Intel® Hyper-Threading Technology boosts performance for multithreaded applications by allowing each core to concurrently process up to two threads.
- Intel® virtualization technology integrates hardware-level virtualization functions to allow OS vendors to better use hardware for addressing virtualization workloads.
- Intel® advanced vector extensions (AVX) improves floating-point computing performance for compute-intensive applications.
- A total of 48 load-reduced DIMMs (LRDIMMs) provides quick speed, high availability, and a maximum memory capacity of 6 TB.
- Four Intel® Xeon® Scalable CPUs provide a theoretical maximum memory bandwidth of 512 GB/s (64 bits/8 x 2666 MHz x 6 channels x 4), 66.7% higher than the previous generation.
- The I/O performance of a system configured with only solid-state drives (SSDs) is much higher than that of a system configured with only HDDs or both SSDs and HDDs. An SSD supports up to 100 times I/O operations per second (IOPS) of a typical HDD.
- The compute node supports 192-lane PCIe 3.0 (8 GT/s per lane), which improves the maximum bandwidth by 20% over the previous 160-lane PCIe generation.
- Intel® integrated I/O technology enables the PCIe 3.0 controller to be integrated into the Intel® Xeon® Scalable CPUs, shortening I/O latency and enhancing overall system performance.
- A compute node supports multiple network ports and mezzanine cards to provide a variety of ports.
- A compute node supports standard PCIe SSDs.

- A LOM with two 10GE ports is supported.

## Availability and Serviceability

- A compute node provides the memory mirroring and memory backup functions to avoid system shutdown caused by uncorrectable memory errors.
- A compute node supports hot-swappable hard disks for configuring RAID properties to protect data and prolong system running time.
- The UID and HLY indicators on the panel and the key component status displayed on the iBMC WebUI help technical support personnel quickly locate faulty components. This simplifies maintenance, shortens troubleshooting time, and improves system availability.
- The compute node supports SSDs to provide higher reliability than HDDs and prolong system operating time.
- The integrated iBMC module continuously monitors system parameters, triggers alarms, and performs recovery actions to minimize system downtime.

## Manageability and Security

- The iBMC module monitors the compute node operating status and provides remote management.
- An integrated industry-standard unified extensible firmware interface (UEFI) increases setting, configuring, and updating efficiencies, and simplifies error handling.
- The optional TPM 2.0 provides advanced encryption functions, such as digital signatures and remote authentication.
- The industry-standard advanced encryption standard–new instruction (AES NI) implements faster and stronger encryption.
- Intel® Execute Disable Bit (EDB) works with a supported OS to prevent certain types of malicious buffer overflow attacks.
- Intel® Trusted Execution technology enhances security by using hardware-based resistance against malicious software attacks, allowing applications to run in isolated mode to avoid any interference from the other applications running on the OS.

## Energy Efficiency

- The Intel® Xeon® Scalable Platinum 8100 CPUs provide significantly better performance than the previous generation. The maximum CPU TDP supported by the compute node is increased by 60 W.
- Intel® intelligent power capability powers on and off a single CPU based on the site requirements to reduce power consumption.
- Low-voltage Intel® Xeon® CPUs consume less energy to satisfy demands of power and thermally constrained data centers and telecommunication environments.
- Low-voltage 1.2 V DDR4 registered DIMMs (RDIMMs) consume 20% to 30% less energy than 1.35 V DDR3 RDIMMs.
- SSDs consume 80% less power than HDDs.
- A compute node uses hexagonal ventilation holes to enable higher ventilation density than round holes, remarkably increasing the system cooling efficiency.
- The efficient voltage regulator down (VRD) PSUs reduce the loss in the mainboard DC power conversion.

- Power capping and power control are supported.

# 3 Components

This topic describes the software and hardware supported by the CH242 V5.

For more details, use the [Huawei Server Compatibility Checker](#).

## CPU

The mainboard supports two or four CPUs.

- Intel® Xeon® Scalable full-series CPUs are all supported (Gold 5100/6100, and Platinum 8100), with up to 28 cores.
- Each CPU is integrated with memory controllers and supports six DDR4 memory channels. Each channel supports two DDR4 DIMMs at 2400 or 2666 MT/s .
- Each CPU integrates a PCIe controller with 48 lanes and supports PCIe 3.0.
- Every two CPUs are interconnected through three UPI links, with each link delivering up to 10.4 GT/s.
- The maximum core frequency supported by the CPUs reaches 3.6 GHz.

## Memory

Up to 48 DIMM slots for installing DIMMs (12 DIMMs for each CPU).

### DIMM Configuration Rules

Observe the following rules to configure DIMMs:

- The CH242 V5 supports the DIMMs with the capacity of 8 GB, 16 GB, 32 GB, 64 GB, or 128 GB. A compute node provides a maximum memory capacity of 6 TB when DIMMs are fully configured.
- The maximum number of DIMMs supported by one compute node depends on the CPU type, DIMM type, and rank quantity. See **Maximum number of DIMMs** in [Table 3-1](#).

#### NOTE

- CPU 1 must be configured with DIMMs; otherwise, the compute node cannot be powered on.
- Note the following rule:  
Maximum number of DIMMs per channel  $\leq$  Maximum number of ranks per channel/Number of ranks per DIMM.
- Mixed use of RDIMMs or LRDIMMs of different capacities is supported during capacity expansion but may affect the DIMM RAS feature.

DIMM mixing complies with the following rules:

- RDIMMs and LRIMMs cannot be mixed.
- 128 GB DIMMs cannot be used with DIMMs of other capacities.
- To install DIMMs with different rank quantities in the same channel, install those with more ranks in slots farther away from the CPU. For example, to install single-rank and dual-rank DIMMs in slots 1A1 and 1A2, install the dual-rank DIMM in slot 1A1 and the single-rank DIMM in slot 1A2.
- DIMMs of different speeds can be mixed in any way. In this case, the lowest speed among the configured DIMMs is used as the system memory speed.
- If x4 DIMMs and x8 DIMMs are used together, they do not support certain RAS features, such as memory mirroring, SDDC, SDDC+1, and DDDC.
- The speed of any DIMM is the smaller value of the following:
  - Memory speed supported by the connected CPU.
  - Lowest maximum operating speed of a specific memory configuration. See **Maximum operating speed** in [Table 1 DIMM configuration rules for Intel® Xeon® Scalable CPUs](#).

**Table 3-1** DIMM configuration rules for Intel® Xeon® Scalable CPUs

Parameter		DIMM		
		Dual rank	Quad rank	Octal rank
Rank		Dual rank	Quad rank	Octal rank
Rated speed (MT/s)		2666	2666	2400
Rated voltage (V)		1.2	1.2	1.2
Operating voltage (V)		1.2	1.2	1.2
Maximum number of DIMMs <sup>a</sup>		48	48	48 <sup>b</sup>
Maximum capacity per DIMM (GB)		32	64	128
Maximum memory capacity <sup>b</sup> (GB)		1536	3072	6144 <sup>b</sup>
Maximum memory capacity at the maximum operating speed (GB)		1536	3072	6144 <sup>b</sup>
Maximum operating speed (MT/s)	One DIMM per channel	2666	2666	2400
	Two DIMMs per channel	2666	2666	2400





Channel Location	Memory Channel	DIMM Slot
	1E	DIMM040 (1E1)
		DIMM041 (1E2)
	1F	DIMM050 (1F1)
		DIMM051 (1F2)
CPU 2	2A	DIMM100 (2A1)
		DIMM101 (2A2)
	2B	DIMM110 (2B1)
		DIMM111 (2B2)
	2C	DIMM120 (2C1)
		DIMM121 (2C2)
	2D	DIMM130 (2D1)
		DIMM131 (2D2)
	2E	DIMM140 (2E1)
		DIMM141 (2E2)
	2F	DIMM150 (2F1)
		DIMM151 (2F2)
CPU3	3A	DIMM200 (3A1)
		DIMM201 (3A2)
	3B	DIMM210 (3B1)
		DIMM211 (3B2)
	3C	DIMM220 (3C1)
		DIMM221 (3C2)
	3D	DIMM230 (3D1)
		DIMM231 (3D2)
	3E	DIMM240 (3E1)
		DIMM241 (3E2)
	3F	DIMM250 (3F1)
		DIMM251 (3F2)
CPU 4	4A	DIMM300 (4A1)
		DIMM301 (4A2)

Channel Location	Memory Channel	DIMM Slot
	4B	DIMM310 (4B1)
		DIMM311 (4B2)
	4C	DIMM320 (4C1)
		DIMM321 (4C2)
	4D	DIMM330 (4D1)
		DIMM331 (4D2)
	4E	DIMM340 (4E1)
		DIMM341 (4E2)
	4F	DIMM350 (4F1)
		DIMM351 (4F2)

## Storage

The CH242 V5 supports four 2.5-inch HDDs or SSDs and allows mixed configuration of an HDD and an SSD. Each HDD or SSD is hot-swappable and can be independently installed and removed.

In the half-height half-length PCIe slot, an Avago SAS 3004iMR (M.2 RAID PCIe card) can be installed, supporting up to two M.2 SSDs for storage expansion. Each M.2 SSD is hot-swappable and can be independently installed and removed.

### NOTE

After the OS is installed on a hard disk, do not move the hard disk to another compute node; otherwise, mounting a virtual flash drive or CD/DVD-ROM on the KVM screen may fail.

The CH242 V5 supports the LSI SAS 3008, Avago SAS 3408, and Avago SAS 3508 RAID controller cards and the Avago SAS 3004iMR RAID PCIe card.

- The LSI SAS 3008 supports RAID 0 and RAID 1.
- The Avago SAS 3408 supports RAID 0 and RAID 1.
- The Avago SAS 3508 supports RAID 0, 1, 5, 6, 10, 50, and 60. When configured on the CH242 V5, it supports only RAID 0, 1, 5, 6, and 10.
- The Avago SAS 3004iMR supports RAID 0 and RAID 1.

**Table 4 RAID level comparison** lists the performance, minimum number of disks required, and disk utilization of different RAID levels.

**Table 3-3** RAID level comparison

RAID Level	Reliability	Read Performance	Write Performance	Minimum Number of Hard Disks	Hard Disk Utilization
RAID 0	Low	High	High	2	100%
RAID 1	High	Low	Low	2	50%
RAID 5	Better than medium	High	Medium	3	(N-1)/N
RAID 6	Better than medium	High	Medium	4	(N-2)/N
RAID 10	High	Medium	Medium	4	50%

Note: N indicates the number of RAID member disks.

## I/O Expansion


The CH242 V5 supports the following types of PCIe mezzanine cards for connecting to switch modules through the midplane. You can choose a mezzanine card based on the I/O card type and rate requirements.

- GE expansion card
- 10GE expansion card
- 40GE expansion card
- FC or FCoE expansion card
- RoCE expansion card
- IB expansion card

## I/O Modules Supported by the LOM

The LOM can connect to I/O modules (switch modules). The following figure shows the connections between the LOM on a half-width compute node and the I/O modules.

**Figure 3-3** Connections between NICs on a full-width compute node and I/O modules



Mezzanine cards on the compute node connect to switch modules. Mezzanine card 1 and mezzanine card 3 connect to Fabric ports of switch module slots 2X and 3X; mezzanine card 2 and mezzanine card 4 connect to Fabric ports of switch module slots 1E and 4E. The mezzanine card port types vary with the mezzanine card model.

The LOM is an NIC integrated in the PCH and provides two 10GE ports to connect to the Base ports of slots 2X and 3X.

**NOTE**

- Before enabling the flow control function of the LOM ports, enable the flow control function of the corresponding Base plane ports of switch modules.
- Forcibly powering off the compute node will cause the WOL (Wake-on-LAN) function of the LOM ports to be unavailable.

**Table 3-4** I/O modules supported by the LOM

I/O Module	I/O Slot	LOM	Remarks
CX916	2X/3X	√	N/A
	1E/4E	×	The LOM cannot communicate with I/O modules in slots 1E and 4E.
CX920	2X/3X	√	N/A
	1E/4E	×	The LOM cannot communicate with I/O modules in slots 1E and 4E.

## Power Supply

The CH242 V5 is powered by the power supply units (PSUs) in the E9000 chassis, without any independent power supply.

## Peripherals

The CH242 V5 supports peripherals such as a USB DVD-ROM drive.

## OSs and Software

For details about the OSs and virtualization software supported by the CH242 V5, see [Huawei Server Compatibility Checker](#).

# 4 Warranty

---

According to the *Huawei Warranty Policy for Servers & Storage Products* (*Warranty Policy* for short), Huawei provides a three-year warranty for servers, a one-year warranty for DVD-ROM drives and iBBUs, and a three-month warranty for software media.

The *Warranty Policy* stipulates warranty terms and conditions, including the available services, response time, terms of service, and disclaimer.

The warranty terms and conditions may vary by country, and some service and/or parts may not be available in all countries. For more information about warranty services in your country, contact Huawei technical support or your local Huawei representative office.

# 5 Management

Huawei iBMC, a remote management system for servers, is integrated on the E9000 compute nodes. It complies with the IPMI V2.0 standards and provides reliable hardware monitoring and management functions. Huawei iBMC implements seamless communications with chassis management modules. The management modules can also be used to manage compute nodes in a chassis.

iBMC supports the followings:

- KVM and text console redirection
- Remote virtual media
- IPMI V2.0
- Common information model (CIM)
- Web-based browser login

**Table 5-1** iBMC specifications

Item	Description
Management interface	iBMC supports various management interfaces to implement system integration. iBMC can be integrated with any standard management systems through the following interfaces: <ul style="list-style-type: none"><li>● IPMI V2.0</li><li>● CLI</li><li>● HTTPS</li><li>● Redfish</li><li>● SNMP</li></ul>
Fault detection	iBMC helps to detect faults and accurately locate hardware faults.
System watchdog	iBMC supports BIOS POST, OS watchdog, and fault timeout automatic system reset. You can enable or disable these functions in the iBMC.
Boot device configuration	iBMC supports out-of-band configuration for boot devices.

Item	Description
Alarm management	iBMC supports alarm management and reports alarms in various ways such as the (SMTP), and syslog service to ensure that the compute node runs properly without interruption.
Integrated KVM	iBMC provides remote maintenance measures, such as KVM and KVM over IP, for troubleshooting. The maximum resolution is 1600 x 1200.
Integrated virtual media	iBMC virtualizes local media devices or images for remote compute nodes to facilitate OS installation. The virtual DVD-ROM drive supports a transmission rate of up to 8 MB/s.
WebUI	<p>iBMC provides a visual WebUI for quick configuration and information queries.</p> <p>The following web browsers are supported:</p> <ul style="list-style-type: none"> <li>● Internet Explorer 8.0</li> <li>● Firefox 9.0</li> <li>● Chrome 13.0</li> <li>● Safari</li> </ul>
Fault reproduction	iBMC reproduces faults to diagnose the faults quickly.
Screenshots and videos	iBMC allows you to view screenshots and videos without login, which facilitates preventive maintenance inspection (PMI).
Black Box	Allows you to enable or disable the black box function and download black box data.
DNS/LDAP	iBMC supports domain management and directory services, which significantly simplifies network and configuration management.
Dual-image backup	If iBMC software fails, it starts again from a backup image.
Asset management	iBMC provides intelligent asset management to facilitate asset management.
Intelligent power management	iBMC supports power capping to increase deployment density and uses dynamic energy saving technology to lower the operating expense (OPEX).

# 6 Certifications

This topic describes the certifications that the E9000 has passed.

**Table 6-1** Certifications

Country /Region	Certification	Standard
Europe	WEEE	2002/96/EC, 2012/19/EU
Europe	RoHS	2002/95/EC, 2011/65/EU, EN 50581: 2012
Europe	REACH	EC NO. 1907/2006
Europe	CE	Safety: EN 60950-1: 2006+A11: 2009+A1: 2010+A12: 2011 EMC: <ul style="list-style-type: none"> <li>● EN 55022: 2010</li> <li>● CISPR 22: 2008</li> <li>● EN 55024: 2010</li> <li>● CISPR 24: 2010</li> <li>● ETSI EN 300 386 V1.6.1: 2012</li> <li>● ETSI ES 201 468 V1.3.1: 2005</li> </ul>
China	RoHS	SJ/T-11363-20006 SJ/T-11364-20006 GB/T 26572-2011
China	China Environmental Labeling	GB/T24024: 2001 idt ISO14024: 1999 HJ 2507-2011
Australia	C-tick	AS/NZS CISPR22: 2009
America	UL	UL 60950-1
America	FCC	FCC Part 15 (Class A)

Country /Region	Certification	Standard
America	NTRL-UL	UL 60950-1, 2nd Edition, 2011-12-19 (Information Technology Equipment - Safety - Part 1: General Requirements) CSA C22.2 No.60950-1-07, 2nd Edition, 2011-12 (Information Technology Equipment-Safety-Part 1: General Requirements)
Canada	IC	ICES-003 Class A
Nigeria	SONCAP	IEC 60950-1: 2005 (2nd Edition) + A1: 2009 EN 60950-1: 2006+A11: 2009+A1: 2010 + A12: 2011
Kingdom of Saudi Arabia (KSA)	SASO	IEC 60950-1: 2005 (2nd Edition) + A1: 2009 EN 60950-1: 2006+A11: 2009+A1: 2010 + A12: 2011
Global	CB	IEC 60950-1
Japan	VCCI	VCCI V-4: 2012